IC Verification Senior Engineer/Lead
苏州好眼力管理咨询有限公司
- 公司规模:少于50人
- 公司性质:合资(非欧美)
- 公司行业:专业服务(咨询、人力资源、财会) 金融/投资/证券
职位信息
- 发布日期:2012-10-10
- 工作地点:苏州
- 招聘人数:1
- 工作经验:五年以上
- 学历要求:本科
- 语言要求:英语良好
- 职位类别:IC验证工程师 集成电路IC设计/应用工程师
职位描述
Responsibilities:
1.Compose the verification plan according to the chip specification and customer's use cases;
2.Adopt the advanced verification methodologies to create the whole verification environment from scratch
according to the requirements of specific IC;
3.Design Behavioral functional model and test;
4.benches with C/System C, Verilog/System Verilog and script languages
5.Create, build and implement test cases with high degree of accuracy to verify Device Under Test
6.Work closely with concept architect and RTL designer to verify RTL design through extensive test-bench
simulation for modular and top-level design to obtain very high percentage of functional and code coverage
7.Work closely with FPGA prototyping application and validation engineers to verify functional design
8.Coach the inexperienced engineers in the team
9.Secondary task may include design of digital logic with high-level description language (VHDL/Verilog) from specification.
Requirements:
1.Master's/Bachelor's Degree in Electrical/Electronics or Computer Engineering.
2.5+ years IC verification experience on the complex ASIC/SOC
3.Experience with advanced verification methodologies(VMM, OVM, etc.) including functional coverage
and constrained random testing
4.Good knowledge of C, SystemC, and at least one of script languages: Perl, Python, etc.
5.Expert knowledge of VHDL/Verilog HDL and CAD tools (Synopsys and/or Cadence)
6.Team-work spirit, and with a strong drive to excel
7.Able to work independently on a given assignment and work hard to finish on time
8.Good written and communication skills
9.Previous experience on data network communication IC is an added advantage.
Email:szzy0918@gmail.com
1.Compose the verification plan according to the chip specification and customer's use cases;
2.Adopt the advanced verification methodologies to create the whole verification environment from scratch
according to the requirements of specific IC;
3.Design Behavioral functional model and test;
4.benches with C/System C, Verilog/System Verilog and script languages
5.Create, build and implement test cases with high degree of accuracy to verify Device Under Test
6.Work closely with concept architect and RTL designer to verify RTL design through extensive test-bench
simulation for modular and top-level design to obtain very high percentage of functional and code coverage
7.Work closely with FPGA prototyping application and validation engineers to verify functional design
8.Coach the inexperienced engineers in the team
9.Secondary task may include design of digital logic with high-level description language (VHDL/Verilog) from specification.
Requirements:
1.Master's/Bachelor's Degree in Electrical/Electronics or Computer Engineering.
2.5+ years IC verification experience on the complex ASIC/SOC
3.Experience with advanced verification methodologies(VMM, OVM, etc.) including functional coverage
and constrained random testing
4.Good knowledge of C, SystemC, and at least one of script languages: Perl, Python, etc.
5.Expert knowledge of VHDL/Verilog HDL and CAD tools (Synopsys and/or Cadence)
6.Team-work spirit, and with a strong drive to excel
7.Able to work independently on a given assignment and work hard to finish on time
8.Good written and communication skills
9.Previous experience on data network communication IC is an added advantage.
Email:szzy0918@gmail.com
公司介绍
好眼力管理咨询是一家专业的猎头公司,拥有10多年的经营,致力于为国内大型外资企业提供专业的管理、技术中高级人才。
好眼力拥有优秀受过严格训练的团队成员,他们有着相关的行业背景及专业的技术知识,拥有多年猎头工作经验,良好的服务意识及沟通协调能力,具有优秀的责任感及团队合作精神。我们已为众多跨国公司、高科技企业和境内上市公司成功地猎取了众多精英人才。
好眼力拥有优秀受过严格训练的团队成员,他们有着相关的行业背景及专业的技术知识,拥有多年猎头工作经验,良好的服务意识及沟通协调能力,具有优秀的责任感及团队合作精神。我们已为众多跨国公司、高科技企业和境内上市公司成功地猎取了众多精英人才。
联系方式
- Email:candyhu.vision@gmail.com
- 公司地址:上班地址:上海