Staff IPSE Engineer (职位编号:MM)
超威半导体(中国)有限公司
- 公司规模:1000-5000人
- 公司性质:外资(欧美)
- 公司行业:电子技术/半导体/集成电路
职位信息
- 发布日期:2017-02-07
- 工作地点:上海-浦东新区
- 招聘人数:若干人
- 职位类别:集成电路IC设计/应用工程师
职位描述
职位描述:
Staff IP System Engineer
Responsibilities:
- IP system engineer will be key person to drive IP back-end validation plan and bring-up including any of AMD IPs or domains (this open will mainly work on multimedia related IPs, such as VCE, UVD, VCN, ACP, etc.)
- Work closely with IP design team to define IP validation test plan for both pre-silicon (emulation) and post-silicon
- Lead ASIC/ IP feature bring-up and validation, ensure coverage and schedule will meet A0/B1 tape-out date
- Drive cross-team (ASIC design, platform, driver) collaboration to enable IP features and optimize performance
- Lead related engineering teams (global) to debug related issues for this IP
- Work with characterization team to figure out the optimized clocks/voltages for this IP
Requirements:
- B.S. or M.S. In EE or CS or equivalent is required
- Good English required – verbal and written
- A minimum of 5+ years’ experience on low level FW/SW development or ASIC design verification
- Hands-on experience with any one of ASIC bring up, graphics, video encoding/decoding, power management, PCI-E, and DDR/GDDR memories is preferred.
- Strong debugging and testing skills
- Strong communication skills
- Strong leadership for issue debug and program driving
- Familiar with schematic / PCB layout
- Familiar with Linux
举报
分享
Staff IP System Engineer
Responsibilities:
- IP system engineer will be key person to drive IP back-end validation plan and bring-up including any of AMD IPs or domains (this open will mainly work on multimedia related IPs, such as VCE, UVD, VCN, ACP, etc.)
- Work closely with IP design team to define IP validation test plan for both pre-silicon (emulation) and post-silicon
- Lead ASIC/ IP feature bring-up and validation, ensure coverage and schedule will meet A0/B1 tape-out date
- Drive cross-team (ASIC design, platform, driver) collaboration to enable IP features and optimize performance
- Lead related engineering teams (global) to debug related issues for this IP
- Work with characterization team to figure out the optimized clocks/voltages for this IP
Requirements:
- B.S. or M.S. In EE or CS or equivalent is required
- Good English required – verbal and written
- A minimum of 5+ years’ experience on low level FW/SW development or ASIC design verification
- Hands-on experience with any one of ASIC bring up, graphics, video encoding/decoding, power management, PCI-E, and DDR/GDDR memories is preferred.
- Strong debugging and testing skills
- Strong communication skills
- Strong leadership for issue debug and program driving
- Familiar with schematic / PCB layout
- Familiar with Linux
职能类别: 集成电路IC设计/应用工程师
公司介绍
AMD公司成立于1969年,总部位于美国加利福尼亚州桑尼维尔。AMD(NYSE: AMD)是一家创新的科技公司,致力于与客户及合作伙伴紧密合作,开发下一代面向商用、家用和游戏领域的计算和图形处理解决方案。AMD的业务遍布全球,拥有约为12000名员工。
联系方式
- Email:bella.yu@amd.com
- 公司地址:上海-浦东新区 张江 环科路669号凯瑞大厦