Senior Analog Validation Engineer
上海莱迪思半导体有限公司
- 公司规模:150-500人
- 公司性质:外资(欧美)
- 公司行业:电子技术/半导体/集成电路
职位信息
- 发布日期:2013-07-11
- 工作地点:上海-徐汇区
- 招聘人数:1
- 工作经验:五年以上
- 学历要求:本科
- 语言要求:英语熟练
- 职位类别:IC验证工程师
职位描述
Responsibilities:
? Lead a small group of engineers in validation and characterization of high speed digital, analog and mixed signal circuit blocks for Lattice latest FPGA products
? Review and influence new product design definition
? Develop and communicate validation and characterization plans to ensure high functional and performance coverage of product specs
? Bench work involving pre-silicon verification, test logic design, post-silicon validation and debug.
? Develop and debug lab automation and flows to enable rapid validation of new products.
? Summarizing product functionality and performance results in the characterization and validation report and reviewing results with internal groups.
? Evaluation of new products design functionality and performance to the target specification.
? Develop and improve validation methodology to maximize validation efficiency and accuracy
? Coach and mentor junior engineers
? Supporting internal and external customers on application issues for products released to production.
Qualifications:
Must have:
? BS, MS or Ph.D in Electrical Engineering.
? BS 8+ or MS 6+ years Design Engineering, Product-Test Engineering, Verification Engineering, Application Engineering or related semiconductor experience.
? At least 5+ year hands-on experiences on design and/or validation of high speed digital or analog circuits, such as PLL, Serdes, and Oscillator, are highly desired.
? Practical knowledge with high speed signal integrity simulation, measurement, and analysis
? Familiar with high speed lab equipment, such as pattern generator, oscilloscope and logic analyzer, used for analysis of semiconductor product performance and functionality.
? Solid theoretical knowledge of high speed digital and analog circuits
? Good team player. Able to coach and mentor junior engineers
? Good communication skills in both Chinese and English. Capable of conducting technical review clearly with overseas colleagues over the phone in English
? Good data analyzing skill and good documentation skill.
Preferred to have:
? Experiences with FPGAs are desired
? Experiences at RTL coding and test vector development are desired.
? Familiar with ATE (Automatic Test Equipment) programming is a plus.
? Experience with lab automation preferred.
? Programming experience with Python, Perl, C, or C++
? High level of PC skills with knowledge of MS Office Suite.
? Lead a small group of engineers in validation and characterization of high speed digital, analog and mixed signal circuit blocks for Lattice latest FPGA products
? Review and influence new product design definition
? Develop and communicate validation and characterization plans to ensure high functional and performance coverage of product specs
? Bench work involving pre-silicon verification, test logic design, post-silicon validation and debug.
? Develop and debug lab automation and flows to enable rapid validation of new products.
? Summarizing product functionality and performance results in the characterization and validation report and reviewing results with internal groups.
? Evaluation of new products design functionality and performance to the target specification.
? Develop and improve validation methodology to maximize validation efficiency and accuracy
? Coach and mentor junior engineers
? Supporting internal and external customers on application issues for products released to production.
Qualifications:
Must have:
? BS, MS or Ph.D in Electrical Engineering.
? BS 8+ or MS 6+ years Design Engineering, Product-Test Engineering, Verification Engineering, Application Engineering or related semiconductor experience.
? At least 5+ year hands-on experiences on design and/or validation of high speed digital or analog circuits, such as PLL, Serdes, and Oscillator, are highly desired.
? Practical knowledge with high speed signal integrity simulation, measurement, and analysis
? Familiar with high speed lab equipment, such as pattern generator, oscilloscope and logic analyzer, used for analysis of semiconductor product performance and functionality.
? Solid theoretical knowledge of high speed digital and analog circuits
? Good team player. Able to coach and mentor junior engineers
? Good communication skills in both Chinese and English. Capable of conducting technical review clearly with overseas colleagues over the phone in English
? Good data analyzing skill and good documentation skill.
Preferred to have:
? Experiences with FPGAs are desired
? Experiences at RTL coding and test vector development are desired.
? Familiar with ATE (Automatic Test Equipment) programming is a plus.
? Experience with lab automation preferred.
? Programming experience with Python, Perl, C, or C++
? High level of PC skills with knowledge of MS Office Suite.
公司介绍
莱迪思半导体公司是从事世界上最先进的超大规模可编程逻辑器件及相应的EDA软件系统的研究、设计、开发、生产的专业公司之一,是在系统可编程技术(In System Programmability,简称ISP)及器件的发明者和供应商,是世界上三大可编程逻辑器件供应商之一。
莱迪思半导体公司提供业界***范围的可编程逻辑器件(PLD),包括:现场可编程门列阵(FPGA)、复杂的可编程逻辑器件(CPLD)、混合信号电源管理器、时钟发生器件。莱迪思还提供业界领先的SERDES产品。
莱迪思不断地以针对系统设计的全方位的解决方案来为其客户提供最多最棒的东西,包括无以伦比的高性能、非易失、低成本的FPGA产品线。
莱迪思通过一个分布广泛的独立销售代理和分销商网络,把产品销往全世界,其产品主要针对通讯、计算机、工业、消费品、汽车、医疗和军事领域终端市场的OEM客户。
上海莱迪思半导体有限公司是美国莱迪思半导体公司于1993年6月经中国政府批准在上海独资建立的设计开发中心,拥有世界一流的设备和工作环境。公司员工大多数具有硕士以上学位或高级职称。公司主要从事世界一流FPGA、CPLD器件及相应电子设计自动化软件(EDA Software)的设计开发,并向中国大陆以及亚洲其他国家与地区的莱迪思用户提供技术应用支持、培训和咨询服务。
莱迪思半导体公司提供业界***范围的可编程逻辑器件(PLD),包括:现场可编程门列阵(FPGA)、复杂的可编程逻辑器件(CPLD)、混合信号电源管理器、时钟发生器件。莱迪思还提供业界领先的SERDES产品。
莱迪思不断地以针对系统设计的全方位的解决方案来为其客户提供最多最棒的东西,包括无以伦比的高性能、非易失、低成本的FPGA产品线。
莱迪思通过一个分布广泛的独立销售代理和分销商网络,把产品销往全世界,其产品主要针对通讯、计算机、工业、消费品、汽车、医疗和军事领域终端市场的OEM客户。
上海莱迪思半导体有限公司是美国莱迪思半导体公司于1993年6月经中国政府批准在上海独资建立的设计开发中心,拥有世界一流的设备和工作环境。公司员工大多数具有硕士以上学位或高级职称。公司主要从事世界一流FPGA、CPLD器件及相应电子设计自动化软件(EDA Software)的设计开发,并向中国大陆以及亚洲其他国家与地区的莱迪思用户提供技术应用支持、培训和咨询服务。
联系方式
- 公司地址:地址:span田林路1036号17号楼