DXIO Verification Engineer
超威半导体(中国)有限公司
- 公司规模:1000-5000人
- 公司性质:外资(欧美)
- 公司行业:电子技术/半导体/集成电路
职位信息
- 发布日期:2019-11-28
- 工作地点:上海-浦东新区
- 招聘人数:1人
- 工作经验:无工作经验
- 学历要求:招1人
- 语言要求:不限
- 职位月薪:3-3.5万/月
- 职位类别:IC验证工程师
职位描述
What you do at AMD changes everything
At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, Immersive platforms, and the data center.
Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
DXIO Verification Engineer
THE ROLE:
DXIO (Distributed CrossBar IO) team delivers industry leading high-performance interconnects IP for all AMD products including dGPU, APU, Server and Game consoles. DXIO includes GMI links for on-chip connection for Machine Learning, DXIO also supports multi-protocol high speed IO (PCIe/SATA/Ethernet). You'll be working with the global team Architects/Designers/DV on DXIO IP and subsystem Verification.
THE PERSON:
People who have the passion to work on leading edge technology, who have good communication skills will be definitely successful in this role.
KEY RESPONSIBILITIES:
· Develop and update infrastructure and environment for IP level design verification.
· Closely working with Design and Architecture team to develop new verification component
· Responsible for DXIO IP new features verification plan and verification closure
PREFERRED EXPERIENCE:
· Solid background with ASIC design verification flow and multiple ASIC tape out experience
· Solid knowledge on UVM, SystemVerilog , Verilog
· Fluent vocal English for technical discussion among global team
· Knowledge on High speed IO/PCIE is a big plus
· Knowledge on script language like perl, python, ruby is a plus
ACADEMIC CREDENTIALS:
· Candidate is preferred to be MSEE with 3~7 years, or BSEE with minimum of 4-years’ experience in digital ASIC/SOC design verification.
LOCATION:
Shanghai
职能类别:IC验证工程师
公司介绍
联系方式
- Email:bella.yu@amd.com
- 公司地址:上海-浦东新区 张江 环科路669号凯瑞大厦