北京招聘

职位描述：
Department: Central Engineering
Location: Shanghai
    
MS degree freshman or 1-3 years experience in IC industry
Solid understanding on circuit analysis, verification and IC design technology
Experience using analog simulation tools
Good silicon debug capability
Excellent verbal and written communication skills
Ability to work effectively within a team environment
- Responsible for Key IP development, including design, guiding layout, debug.
- Responsible for working closely with marketing, application, product and test engineers
- Responsible for bench evaluation in Lab for the designed silicon
- Responsible for coaching the layout engineer
- Responsible for mix-signal processing products design
Other analog design experiences in one or more of the following fields are highly desired:
a): precision band gap, low noise high precision opamp, precision comparator, switch-capacitor circuit;
b): Serdes, PLLs, oscillators.
c): delta-sigma ADC, SAR ADC or other high speed ADC.
    
Education:
Master Degree on EE or equivalent 举报 分享

We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. At Marvell, We go all in with you. Focused and determined, we unite behind your goals as our own. We leverage our unrivaled portfolio of infrastructure technology to identify the best solution for your unique needs. And we sit shoulder-to-shoulder with your teams to build it. Agile in our thinking, and our partnerships, we look for unexpected connections that deliver a competitive edge and reveal new opportunities. At Marvell, we’re driven by the belief that how we do things matters just as much as what we do. Because, with a foundation built on partnership, anything is possible.

Website: **********************